rev. a information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of analog devices. a dacport, low-cost complete m p-compatible 8-bit dac AD557 features complete 8-bit dac voltage output0 v to 2.56 v internal precision band-gap reference single-supply operation: +5 v ( 6 10%) full microprocessor interface fast: 1 m s voltage settling to 6 1/2 lsb low power: 75 mw no user trims required guaranteed monotonic over temperature all errors specified t min to t max small 16-pin dip or 20-pin plcc package low cost general description the AD557 dacport? is a complete voltage-output 8-bit digital-to-analog converter, including output amplifier, full microprocessor interface and precision voltage reference on a single monolithic chip. no external components or trims are required to interface, with full accuracy, an 8-bit data bus to an analog system. the low cost and versatility of the AD557 dacport are the re- sult of continued development in monolithic bipolar technologies. the complete microprocessor interface and control logic is implemented with integrated injection logic (i 2 l), an extremely dense and low-power logic structure that is process-compatible with linear bipolar fabrication. the internal precision voltage reference is the patented low-voltage band-gap circuit which permits full-accuracy performance on a single +5 v power sup- ply. thin-film silicon-chromium resistors provide the stability required for guaranteed monotonic operation over the entire operating temperature range, while laser-wafer trimming of these thin-film resistors permits absolute calibration at the fac- tory to within 2.5 lsb; thus, no user-trims for gain or offset are required. a new circuit design provides voltage settling to 1/2 lsb for a full-scale step in 800 ns. the AD557 is available in two package configurations. the AD557jn is packaged in a 16-pin plastic, 0.3"-wide dip. for surface mount applications, the AD557jp is packaged in a 20-pin jedec standard plcc. both versions are specified over the operating temperature range of 0 c to +70 c. dacport is a registered trademark of analog devices, inc. covered by u.s. patent nos. 3,887,863; 3,685,045; 4,323,795; other patents pending. one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 617/329-4700 fax: 617/326-8703 product highlights 1. the 8-bit i 2 l input register and fully microprocessor- compatible control logic allow the AD557 to be directly con- nected to 8- or 16-bit data buses and operated with standard control signals. the latch may be disabled for direct dac interfacing. 2. the laser-trimmed on-chip sicr thin-film resistors are cali- brated for absolute accuracy and linearity at the factory. therefore, no user trims are necessary for full rated accuracy over the operating temperature range. 3. the inclusion of a precision low-voltage band-gap reference eliminates the need to specify and apply a separate reference source. 4. the AD557 is designed and specified to operate from a single +4.5 v to +5.5 v power supply. 5. low digital input currents, 100 m a max, minimize bus loading. input thresholds are ttl/low voltage cmos compatible. 6. the single-chip, low power i 2 l design of the AD557 is inher- ently more reliable than hybrid multichip or conventional single-chip bipolar designs. functional block diagram
AD557Cspecifications model min typ max units resolution 8 bits relative accuracy 0 to + 70 c 1/2 1 lsb output ranges 0 to + 2.56 v current source +5 ma sink internal passive pull-down to ground 2 output settling time 3 0.8 1.5 m s full-scale accuracy 4 @ +25 c 1.5 2.5 lsb t min to t max 2.5 4.0 lsb zero error @ +25 c 1 lsb t min to t max 3 lsb monotonicity 5 t min to t max guaranteed digital inputs t min to t max input current 6 100 m a data inputs, voltage bit onlogic 1 2.0 v bit onlogic 0 0 0.8 v control inputs, voltage onlogic 1 2.0 v onlogic 0 0 0.8 v input capacitance 4 pf timing 6 t w strobe pulse width 225 ns t min to t max 300 ns t dh data hold time 10 ns t min to t max 10 ns t ds data setup time 225 ns t min to t max 300 ns power supply operating voltage range (v cc ) 2.56 volt range +4.5 +5.5 v current (i cc )15 25 ma rejection ratio 0.03 %/% power dissipation, v cc = 5 v 75 125 mw operating temperature range 0 +70 c notes 1 relative accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the zero the the full scale of the device. 2 passive pull-down resistance is 2 k w . 3 settling time is specified for a positive-going full-scale step to 1/2 lsb. negative- going steps to zero are slower, but can be improved with an external pull-down. 4 the full-scale output voltage is 2.55 v and is guaranteed with a +5 v supply. 5 a monotonic converter has a maximum differential lineraity error of 1 lsb. 6 see figure 7. specifications subject to change without notice. (@ t a = +25 8 c, v cc = +5 v unless otherwise noted) pin configurations dip 10 9 13 12 11 16 15 14 8 1 2 3 4 7 6 5 top view (not to scale) AD557 lsb bit 8 gnd v out sense b v out sense a v out bit 7 bit 6 bit 5 cs +v cc gnd bit 4 bit 3 bit 2 msb bit 1 ce plcc nc 20 19 18 1 2 3 4 5 6 7 8 9101112 13 14 15 16 17 top view (not to scale) pin 1 identifier bit 6 bit 5 nc bit 4 bit 3 v out sense b gnd nc gnd +v cc nc = no connect AD557 bit 7 bit 8 (lsb) nc v out v out sense a bit 2 (msb) bit 1 ce cs absolute maximum ratings * v cc to ground . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 v to +18 v digital inputs (pins 1C10) . . . . . . . . . . . . . . . . . . 0 v to +7.0 v v out . . . . . . . . . . . . . . . . . . . . . . . indefinite short to ground momentary short to v cc power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 450 mw storage temperature range n/p (plastic) packages . . . . . . . . . . . . . . . . C25 c to +100 c lead temperature (soldering, 10 sec) . . . . . . . . . . . . . . 300 c thermal resistance junction to ambient/junction to case n/p (plastic) packages . . . . . . . . . . . . . . . . . .140/55 c/w *stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. rev. a C2C ordering guide model temperature range package option* AD557jn 0 c to +70 c n-16 AD557jp 0 c to +70 c p-20a *n = plastic dip; p = plastic leaded chip carrier. circuit description the AD557 consists of four major functional blocks fabricated on a single monolithic chip (see figure 1). the main d/a con- verter section uses eight equally weighted laser-trimmed current sources switched into a silicon-chromium thin-film r/2r resistor ladder network to give a direct but unbuffered 0 mv to 400 mv output range. the transistors that form the dac switches are pnps; this allows direct positive-voltage logic interface and a zero-based output range.
AD557 rev.a C3C figure 1. functional block diagram the high-speed output buffer amplifier is operated in the noninverting mode with gain determined by the user- connections at the output range select pin. the gain-setting application resistors are thin film laser trimmed to match and track the dac resistors and to assure precise initial calibration of the output range, 0 v to 2.56 v. the amplifier output stage is an npn transistor with passive pull-down for zero-based output capability with a single power supply. the internal precision voltage reference is of the patented band-gap type. this design produces a reference voltage of 1.2 v and thus, unlike 6.3 v temperature-compensated zeners, may be operated from a single, low-voltage logic power supply. the microprocessor interface logic consists of an 8-bit data latch and control circuitry. low power, small geometry and high speed are advantages of the i 2 l design as applied to this section. i 2 l is bipolar process compatible so that the performance of the analog sections need not be compromised to provide on-chip logic capabilities. the control logic allows the latches to be operated from a decoded microprocessor address and write sig- nal. if the application does not involve a m p or data bus, wiring cs and ce to ground renders the latches transparent for direct dac access. digital input code output binary hexadecimal decimal voltage 0000 0000 00 0 0 0000 0001 01 1 0.010 v 0000 0010 02 2 0.020 v 0000 1111 0f 15 0.150 v 0001 0000 10 16 0.160 v 0111 1111 7f 127 1.270 v 1000 0000 80 128 1.280 v 1100 0000 c0 192 1.920 v 1111 1111 ff 255 2.55 v connecting the AD557 the AD557 has been configured for low cost and ease of appli- cation. all reference, output amplifier and logic connections are made internally. in addition, all calibration trims are performed at the factory assuring specified accuracy without user trims. the only connection decision to be made by the user is whether the output range desired is unipolar or bipolar. clean circuit board layout is facilitated by isolating all digital bit inputs on one side of the package; analog outputs are on the opposite side. unipolar 0 v to +2.56 v output range figure 2 shows the configuration for the 0 v to +2.56 v full- scale output range. because of its precise factory calibration, the AD557 is intended to be operated without user trims for gain and offset; therefore, no provisions have been made for such user trims. if a small increase in scale is required, however, it may be accomplished by slightly altering the effective gain of the output buffer. a resistor in series with v out sense will increase the output range. note that decreasing the scale by put- ting a resistor in series with gnd will not work properly due to the code-dependent currents in gnd. adjusting offset by injecting dc at gnd is not recommended for the same reason. figure 2. 0 v to 2.56 v output range bipolar C1.28 v to +1.28 v output range the AD557 was designed for operation from a single power supply and is thus capable of providing only a unipolar 0 v to +2.56 v output range. if a negative supply is available, bipolar output ranges may be achieved by suitable output offsetting and scaling. figure 3 shows how a 1.28 v output range may be achieved when a C5 v power supply is available. the offset is provided by the ad589 precision 1.2 v reference which will operate from a +5 v supply. the ad711 output amplifier can provide the necessary 1.28 v output swing from 5 v supplies. coding is complementary offset binary. figure 3. bipolar operation of AD557 from 5 v supplies applications grounding and bypassing all precision converter products require careful application of good grounding practices to maintain full rated performance. because the AD557 is intended for application in microcom- puter systems where digital noise is prevalent, special care must be taken to assure that its inherent precision is realized. the AD557 has two ground (common) pins; this minimizes ground drops and noise in the analog signal path. figure 4 shows how the ground connections should be made. it is often advisable to maintain separate analog and digital grounds throughout a complete system, tying them common in one place only. if the common tie-point is remote and accidental disconnection of that one common tie-point occurs due to card removal with power on, a large differential voltage between the
AD557 rev. a C4C printed in u.s.a. two commons could develop. to protect devices that interface to both digital and analog parts of the system, such as the AD557, it is recommended that common ground tie-points should be provided at each such device. if only one system ground can be connected directly to the AD557, it is recom- mended that analog common be selected. figure 4. recommended grounding and bypassing using a false ground many applications, such as disk drives, require servo control voltages that swing on either side of a false ground. this ground is usually created by dividing the +12 v supply equally and calling the midpoint voltage ground. figure 5 shows an easy and inexpensive way to implement this. the ad586 is used to provide a stable 5 v reference from the systems +12 v supply. the op amp shown likewise operates from a single (+12 v) supply available in the system. the result- ing output at the v out node is 2.5 v around the false ground point of 5 v. AD557 input code vs. v out is shown in figure 6. figure 5. level shifting the AD557 output around a false ground timing and control the AD557 has data input latches that simplify interface to 8- and 16-bit data buses. these latches are controlled by chip enable ( ce ) and chip select ( cs ) inputs. ce and cs are inter- nally nored so that the latches transmit input data to the dac section when both ce and cs are at logic 0. if the application does not involve a data bus, a 00 condition allows for direct operation of the dac. when either ce or cs go to logic 1, the input data is latched into the registers and held until both ce and cs return to 0. (unused ce or cs inputs should be tied to ground.) the truth table is given in table i. the logic function is also shown in figure 6. figure 6. AD557 input code vs. level shifted output in a false ground configuration table i. AD557 control logic truth table latch input data ce cs dac data condition 0 0 0 0 transparent 1 0 0 1 transparent 0 g 0 0 latching 1 g 0 1 latching 00 g 0 latching 10 g 1 latching x 1 x previous data latched x x 1 previous data latched notes x = does not matter g = logic threshold at positive-going transition in a level-triggered latch such as that used in the AD557, there is an interaction between the data setup and hold times and the width of the enable pulse. in an effort to reduce the time required to test all possible combinations in production, the AD557 is tested with t ds = t w = 225 ns at 25 c and 300 ns at t min and t max , with t dh = 10 ns at all temperatures. failure to comply with these specifications may result in data not being latched properly. figure 7 shows the timing for the data and control signals, ce and cs are identical in timing as well as in function. figure 7. AD557 timing outline dimensions dimensions shown in inches and (mm). n (plastic) package p (plcc) package c1109aC5C6/88
|
